ABSTRACT
Hardware approaches usually use TCAMs for implementing lookup table. In hardware methods, power consumption is the mainspring due to their unsuccessfully. One of the decrementing power consumption mechanisms is based on lookup table partitioning. Although these methods are useful, they are not suitable for large tables and IPv6 addresses.
Hybrid methods try to combine the benefits of software with hardware methods. Caching super nodes is a hybrid approach which is attractive in computer network and communication researchers.
A good IP (v6) address lookup scheme should have the following features [6] : (1) High enough lookup throughput to support high-speed interface even in the worst case (i.e., minimum-sized packets coming in back-to-back); (2) small memory requirement, making it practical to be implemented with small but fast memory chips or on-chip caches; (3) scalability with the key length, maintaining the lookup time, and memory requirement at a feasible low level when migrated to IPv6; (4) Low update cost, to cope with the instability of the BGP protocol.
In this paper we present a novel hardware approach which has three important features as follows: being energy or power consumption aware, scalable for IPv6, and fast operation. Ergo this approach called EASTFILE which means energy aware, scalable, and TCAM based fast IP lookup engine. Also performance of the proposed approach has been evaluated on real IPv4 and IPv6 lookup table data which had led to some interesting results.
The rest of the paper is organized as follows. In section 2, we list a number of related works and Section 3 describes the EASTFILE architecture. Section 4 presents the performance evaluation of the proposed scheme, as well as the comparison with other schemes. In section 5, experimental results are presented. Finally, a conclusion and future works is drawn in Section 6.
Related Works
As mentioned in the last section, IP lookup techniques are divided into software, hardware and hybrid methods. Software methods are usually based on trie data structure and the large memory access is the main reason of their failure.
The Lulea [6] algorithm, for the first time, develops the concept of bitmap compression to improve storage efficiency, achieving both small memory requirement and almost constant lookup time. Hence much faster SRAM chips can be employed to replace SDRAMs. However, its specially designed memory organization is un-scalable for IPv6 or large route tables. Furthermore, it is known to be very hard to update since it needs leaf-pushing. The Eatherton's Tree Bitmap algorithm [8] improves upon Lulea by creating a data structure (with two kinds of bitmaps, Internal Bitmap and External Bitmap) which does not require leaf-pushing and therefore supports fast incremental updates. An implementation of the Tree Bitmap algorithm, referred to as Fast IP Lookup (FIPL) [9] , shows that a storage requirement of about 6.3 bytes per prefix and performance of over one million lookups per FIPL engine can be achieved. However, FIPL uses a fixed lookup stride of four at each level, hence for each IP address lookup it may require more than 32/4 = 8 memory accesses in the case of IPv4, and 128/4 = 32 in the case of IPv6, which make it also infeasible for IPv6 migration. The other good software method is DVSBC-PC which was presented by Kai Zheng and his colleagues [6] . DVSBC-PC is abbreviation for Dynamic Variable Stride Bitmap Compression and Path Compression. Although this approach combines two techniques to achieve efficient trie for lookup scheme, but it needs 7.17 memory access for IPv4 lookup in average case. This method provider combined it with TCAM and presented a new approach named DVSBC-PC-CAM. This is one instance of hybrid approaches. With this combination they achieved to 4.33 memory access for IPv4 lookup in average case. Also other hybrid methods are presented. For example some of them use caching in order to improving performance [10] . Hardware approaches typically use dedicated hardware for routing lookup [5, 11] . More popular techniques use commercially available content-addressable memory (CAM). CAM storage architectures became popular because their searching time is O (1) that is; it is bounded by a single memory access. Binary CAMs allow only fixed-length comparisons and so they are not suitable for longest-prefix matching. The TCAM solves the longest-prefix problem and is by far the fastest hardware device for routing. Unlike to TCAMs, ASICs that use trie-digital trees in storing strings (in this case, the prefixes) [12] -require 4 to 6 memory accesses for a single route lookup and thus causes longer latencies. Also, TCAM-based routing table updates have been faster than their trie based counterparts. The number of routing-table entries is increasing super linearly [12] . Today, routing tables have approximately 500,000 entries [13] , also it is very important to attention the need of optimal storage. Yet CAM vendors claim to handle a maximum of only 8,000 to 128,000 prefixes, taking allocators and deal locators into account [12] .The gap between the projected numbers of routing-table entries and the low capacity of commercial products has given rise to work on optimizing the TCAM storage space by using the properties of lookup tables [14, 15] . Even though TCAMs can store large numbers of prefixes, they consume large amounts of power, which limits their usefulness. Panigrahy and Sharma introduced a paged-TCAM architecture to reduce power consumption in TCAM routers [16] .Their scheme partitions prefixes into eight groups of equal size; each resides on a separate TCAM chip. A lookup operation can then select and enable only one of the eight chips to find a match for an incoming IP address. In addition, the approach introduces a paging scheme to enable only a set of pages within a TCAM. However, this approach achieves only marginal power savings at the cost of additional memory and lookup delay. Other work describes two architectures, bit selection and trie-based, which use a paging scheme as the basis for a power-efficient TCAM [17] . The bit selection scheme extracts the 16 most significant bits of the IP address and uses a hash function to enable the lookup of a page in the TCAM chip. The approach assumes the prefix length to be from 16 to 24 bits. Prefixes outside this range receive special handling; the lookup searches for them separately. However, the number of such prefixes in today routers is very large (more than 65,068 for the bbnplanet router) [13] , and so this approach will result in significant power consumption. In addition, the partitioning scheme creates a trie structure for the routing table prefixes and then traverses the trie to create partitions by grouping prefixes having the same sub prefix. The sub prefixes go into an index TCAM, which further indexes into static RAM to identify and enable the page in the data TCAM that stores the prefixes. The index TCAM is quite large for smaller page sizes and is a key factor in power consumption. The three-level architecture, though pipelined, introduces considerable delay. It is important to note that both the approaches [16, 17] store the entire routing table, which is unnecessary overhead in terms of memory and power. The existing approaches reduce power either by routing table compaction or by selecting a portion of the TCAM. The proposed approach in this paper is based on TCAM partitioning but its innovation is selecting optimum part to start IP lookup operation. Notice that selecting this part has no significant overhead on system. In the next section this problem will be discussed.
EASTFILE Architecture
Initially, the architecture of the proposed approach and its phases will be discussed. Notice, it is supposed that the lookup table minimization has been done with common techniques such as Espresso-II and we don't explain this matter anymore. You can get more information about these techniques in [18] . Figure 1 presents the block diagram of this architecture. The operation of this system is surveying in four following phases:
• Phase 1 is entitled ISU that is the abbreviation for IP Splitter Unit.
• Phase 2 is related to finding the rank of each part of IP address which has split in the previous phase. The result of this ranking will be stored in RMMs or Ranking Memory Modules. We will discuss more about the ranking later.
• Phase 3 is called MDU, that is stand for Minimum Detector Unit.
• Phase 4 is entitled LSU or Longest Prefix Match Selector Unit.
At first suppose that the addresses are only IPv4 and then the scalability of this opinion for IPv6 will be presented. Now, each phase will be explained in details separately.
Phase 1: ISU (IP Splitter Unit)
This phase doesn't have so much complexity. The operation of ISU is just splitting IP addresses and storing these parts in data registers which are illustrated in figure 1 . as DR1 to DR4. Since the addresses are 32 bits in IPv4, each of the DRs will have 8 bits. Certainly dividing the 32 bits data to four parts will be provided by very simple circuits. So it will be found that the first phase is very simple and without any unusual overhead.
Phase 2: RMM (Ranking Memory Modules)
The most important innovation in our approach is occurred in this phase. Indeed this phase helps us to control the amount of power consumption. Partitioning the IP lookup tables is common and is presented in some IP lookup techniques [19] [20] [21] . All of which, start looking up the table from the 1 st level to the last one. Figure 2 illustrates the overview of those techniques. Whereas the manufacturers of CAM believe that their products are suitable for tables with at most 128000 entities [13] although the memory accesses will increase by partitioning, using TCAM will be feasible for large IP lookup tables by this method. Obviously, the power consumption in TCAMs depends on the enabled bits of lookup process. Partitioning the IP lookup table is useful to decrease the number of enabled bits in the lookup process. But why looking up the table should be started from the 1 st level? Could it be started from the second or third level? Is the initial selected level important? This proposed approach can answer to all of these questions. The answer of the first question is No. We can start looking up the table from each part, but the lookup must be circular. The answer of the last question is very important, too. Since the partitioned lookup operation sieves the table rows, the best part for the first lookup is a level which has the most number of sieved rows. In other words, the part which has the least number of rows that are equal to the search key is the best choice for 1 st level of lookup. Thus, if the solution to predict the matching rate of each part can be found, then search can be started from the part that has the lowest match rate. Because this part has the most screening so fewer rows of the next part will be active. This technique helps the uninformed search not to be done.
Since each part in IPv4 contained 8 bits, so the range of numbers can be 0 to 255. Therefore frequency rate of these numbers in each part should be stored in its related RMM. So a RMM has 256 rows that each row stores the frequency rate of the corresponding number row in the relevant part. The frequency rate of a number in each part is called rank of that number. If each row of RMMs has 24 bits, the biggest possible rank will be 2 24 . When the rank of n in a part is equal to total IP lookup table rows, the worst case will be occurred. In this case the rank of a number has its maximum value. It's possible to have IP lookup tables with 2 24 (16 millions) rows in this case. This capacity of IP lookup tables is so more than today and future needs. Equation (1) and (2) shows the capacity of each RMM and the total capacity of RMMs, respectively. 
Phase 3: MDU (Minimum Detector Unit)
In the previous phase, the rank of numbers in each part was determined. Now, selection of the best part for starting lookup is the main problem. The others multi level enabling techniques start lookup from the first level, but it's not the best choice. The best candidate for starting lookup is a part which has the minimum matches with the search key. This part is that which has the minimum rank of search key. Notice, in the first step, all rows of the starting level must be active; because at this time we have no idea for selection. Suppose that the total number of prefixes equal to n and e i indicates the proportion of match rows count in i th step of lookup to n. Equation (3) shows the total of enabled bit in lookup process. The range of e i has been selected between 0 and 1, because in the minimum case the count of matches equal to 0 and in the maximum case equal to n. Note that values of e i are nonascending. Because in lookup process in each step some number of rows are set aside. This is the screening feature that described before. Equation (4) represents this fact.
(4)
Therefore MDU is a simple 24 bits minimum detector. For example if table 1 shows the value of RMMs, for IP address 69.144.56.0, we start lookup from 4 th part. In fact MDU takes the minimum between 59753, 3410, 246 and 1 (these numbers has gray color in the table). In this selection, only one row of TCAMs is enabled except in the first part where we have to active all of its rows. 
Phase 4: LSU(LPM Selector Unit)
As the last stage of lookup process, longest prefix is selected from active lines in TCAMs. Indeed this phase explains how the longest prefix matching is done. Since the last part of lookup can be variant, so the match lines of all TCAMs are connected to a multiplexer as shown in figure 1 . The select inputs of this multiplexer are provide by an encoder. The inputs of encoder are connected to TSW. For example if 0100 is supposed as the last data in TSW, then the encoder outputs will be 10 and the third input of multiplexer is selected. That is, the last stage has been the third TCAM. Now, considering the matched lines, the longest prefix will be selected. If the prefixes are ordered descending in the lookup table, then it will be possible to use a priority encoder for selecting the longest prefix [19] [20] [21] .
Performance evaluation
In this section performance evolution is presented. This section will be discussed in three parts as follows: (1) the cost of main operations surveying, (2) the power consumption performance and (3) the scalability.
The cost of main operations
Each IP lookup engine should do lookup, insert, delete and update operations. Although lookup is the most important operation; but if an IP lookup engine can't be able to do other operations efficiently, this IP lookup engine won't be acceptable. The surveying of each operation will be presented separately.
Lookup operation
When a new packet is received at one of the input port of router, the ISU extracts the destination IP address from the IP header and prepares it for each stage by split the address and store split parts in DRs. Lookup begins with activation of RMMs which specify the rank of each number that has been stored in DRs. Then obtained ranks are compared with each other in MDU. The result of MDU is a control code that is stored in TSW which presents the starting stage for lookup. The next step is a four stage lookup in TCAMs. In this step the match lines for each TCAM provides the enable lines of the next TCAM, circularly. If TSW indicates the i th TCAM for starting lookup, then the i th stage is enabled and 8 bits of most significant bits of IP address which are stored in DR i are compared with all rows in stage i simultaneously and rest of the work will be continued as mentioned before. Finally LSU determines the longest prefix which has been matched with destination IP address. Figure 3 shows the activity diagram of this operation. The main activities of this operation are summarized as follow:
• IP address splitting • Finding rank of parts • Minimum rank detection • TCAMs lookup
• Longest prefix match detection Clearly, splitting IP address is very simple and doesn't have any obvious overhead. Since the rank of n is the value of (n+1) th row of RMM, finding the rank of parts is done simply too. For example the rank of 192 has been stored in 193 th row of RMM or the rank of 0 is existed in the first row of RMM. Note, finding the rank of all parts is done simultaneously. Detection of the minimum rank is done by a simple minimum detection circuit and isn't complex. The most overhead belongs to searching TCAMs. This step needs four memory (TCAM) accesses. Finally, as mentioned before in section 3.4, longest prefix match selector unit isn't complex. Therefore, lookup operation in the proposed approach is O(1) which is so fast.
Insert operation
The only suspicious point in the insert process is changing the rank of numbers. In this task, the increasing signal of relevant rows of RMMs is enabled. (23) and rank of all numbers in 4 th part will be increased. But in the 3 th part, the pattern of increasing is equal to 0111000* i.e. the rank of 01110000 (112) and the rank of 01110001 (113) should be increased. Notice, 4.23.112.0/23 is equal to 00000100 00010111 0111000* ********, if * indicates don't care bits. So, as mentioned before the rank of all numbers in 4 th part and the rank of 112 (01110000) and 113 (01110001) in 3 th part should be increased. Therefore if we can increase the value of RMM rows simultaneously, then the insert operation won't be complex and it is O(1).
Withdrawal
The algorithm for removing prefixes from the table isn't complex. This operation is the same as insert, but when an IP have been removed, the rank of some numbers must be decreased. For example, removing 4.23.112.0 leads to decreasing of Rank 1 (4), Rank 2 (23), Rank 3 (112) and Rank 4 (0). Indeed if Rank 1 (4) is equal to x, after deletion of that IP, Rank 1 (4) will be equaled to x-1. When prefixes have been deleted instead of IP addresses, ranks of many numbers decrease in each part which has don't care bits. For example, if we want to delete the 4.23.112.0/23 from the table, then the 3 th and 4 th parts will have don't care bits. In this case Rank 1 (4), Rank 2 (23) and rank of all numbers in 4 th part will be decreased. But in the 3 th part, the pattern of decreasing is equal to 0111000* i.e. the rank of 01110000 (112) and the rank of 01110001 (113) should be decreased. Therefore if we able to decrease the value of RMM rows simultaneously, then the withdrawal operation will be O(1) and it isn't so costly.
Update operation
Approximately 100 to 1,000 updates per second take place in core routers today [22] .Thus, the update operation should be incremental and fast to avoid becoming a bottleneck in the search operation. Update operation include two sub operations: insert and withdrawal. Therefore the update operation isn't complicated; because as mentioned before, the insert and the withdrawal operations are simple. 
Power consumption performance
The most important feature of EASTFILE is power consumption efficiency. Ternary Content Addressable Memory (TCAM) is a fully associative memory that allows a ''don't care'' state to be stored in each memory cell in addition to 0s and 1s. Since the contents of a TCAM can be searched in parallel and the first matching result can be returned within only a single memory access, TCAM-based scheme is very promising in terms of building a high-speed LMP lookup engine [6] . Moreover, TCAM-based tables are typically much easier to manage and update than trie-based ones [6] . Although TCAMs are very cost effective and simple to manage, their power consumption is very high and this feature is the mainspring of their failure. The high power consumption is in contrast with scalability for TCAM based IP lookup engines. As mentioned before the RMMs can be implemented with SRAM and their total capacity is just 3 Kbyte. Therefore the RMMs aren't able to play an important effect on power consumption. The other components in EASTFILE except TCAMs don't have high power consumption too.
The referenced model
If the IP lookup table isn't partitioned, then just one TCAM level will be existed. This architecture is called referenced model. Figure 4 shows the block diagram of referenced model architecture. Referenced model presents the simplest TCAM based IP lookup engine. This architecture isn't scalable for large IP lookup tables and IPv6; because in this model the lookup operation leads to enabling all TCAM row bits. However this model lookups the destination IP address with one memory access; but it has the highest power consumption rather than all other TCAM based IP lookup engines.
EBPS (Enabled Bits Per Search)
The EBPS is defined as the number of enabled bits in each search. It is the main parameter in power consumption measurement and evaluation. If r represents the count of enabled rows and w shows the number of bits in each row, then equation (5) illustrates the EBPS.
If the IP lookup table has n rows, Equation (6) will show the EBPS in the referenced model.
In equation (6) w shows the number of bits for IP addresses which is equal to 32 bits for IPv4 and 128 bits in IPv6 tables. Since in the referenced model, all TCAM row bits are enabled in each lookup, the maximum of EBPS is equal to EBPS Ref .
In the proposed architecture for EASTFILE, EBPS can be computed as equation (8) . Assume that the total number of prefixes represents by n and e i indicates the proportion of match rows count in i th step of lookup to n.
Considering equation (4), in the best case, e 1 must have the minimum value. Since the part that has the lowest rank is selected by MDU, so the EPBS in the proposed approach will be minimal. If R i is equal to the Maximum rank in j th TCAM, then equation (10) shows the maximum of e i . (9) (10)
In the worst case, the all parts of destination IP address have maximum rank in their level. For example, if IP address is equal to x.y.z.w and Rank 1 (x) = R 1 , Rank 2 (y) = R 2 , Rank 3 (z) = R 3 and Rank 4 (w) = R 4 then the worst case will be occurred. In this case, MDU select the minimum of {R 1 , R 2 , R 3 , R 4 } and lookup start from the part which has the minimum rank. .Therefore if ω indicates the power consumption of one TCAM cell and P Max shows the maximum of power consumption in proposed approach, then the equation (11) illustrate the P Max . (11) Considering equation (4), we know the value of e 3 and e 2 are less than e 1 so equation (11) can be rewrite as follows: )
Therefore equation (12) shows that the power consumption in EASTFILE is bounded. We will discuss more about this topic in the experimental results section.
POF(Power Optimization Factor)
This parameter refers to the minimum power optimization percentage which is defined as equation (13). (13) In equation (13), P is defined as power consumption in arbitrary TCAM based IP lookup engine.For example, POF Ref is shown in equation (14) . (14) Suppose that the all addresses in table are IPv4 addresses, so w is equal to 32 and equation (14) can be rewrite as follows: (15) As noted before the upper bound of P Max is shown in equation (12) . Considering this bound and equation (15) we able to define a lower bound for POF Ref .
If we replace the P Max with its upper bound, then equation (15) will be modified as equation (16). (16) As noted before, we will discuss more about performance of power consumption in experimental results section.
The Scalability
As noted before, a good IP lookup scheme should have a solution for scalability. Scalability refers to the performance of the IP lookup scheme which neither depend on the number of prefixes in lookup table nor the number of IP address bits. That is, the IP lookup engine must be effective for large IPv4 or IPv6 lookup tables. In sections 4.1 and 4.2 it was shown that the proposed approach is scalable for large IPv4 lookup tables; because all of the main operations in this scheme are effective. Also the power consumption in this approach is very cost effective. Therefore if this approach is scalable for IPv6 addresses, then it will be acceptable as an appropriate scheme. Figure 5 illustrates the address allocation policy in IPv6, which is administrated by IANA to regional registries: APNIC, ARIN and PIPE. The global unicast address is partitioned into several segments as a hierarchical tree such as ISP, Site or LAN [23] .
The IPv6 Address allocation policy
The format of the global unicast IPv6 addresses is shown in figure 6 .
The interface identifier portion of an IPv6 address can be configured either manually or automatically. The interface identifier must be unique within the link to which the interface is attached regardless of the configuration method.
[RFC3513] requires that all unicast addresses except those starting with binary bits 000 be constructed using the modified IEEE EUI-64 format. We first describe the original EUI-64 identifier format as in Figure 7 . The EUI-64 identifier contains a 24-bit Organizationally Unique Identifier (OUI), or company-id, and a 40-bit extension identifier. Within the company-id the universal/local bit indicates whether the 64-bit identifier is globally administered or locally administered (this bit is set if it is local). The group/individual bit indicates whether the identifier identifies a single hardware instance or a group of hardware instances (this bit is set for a group). The IEEE MAC-48 hardware interface address has a similar format except MAC-48 has a 24-bit extension identifier. Using EUI-64 format the MAC-48 hardware interface address can be converted into a 64-bit interface identifier when IPv6 operates over IEEE 802-based networks. The conversion method inserts 0xFFFE into the MAC-48 address expanding it to 64 bits, and then inverts the universal/local bit. For example, if a MAC-48 address is 00-60-97-8F-6A-4E, then after conversion the final interface identifier is 02-60-97-FF-FE-8F-6A-4E as shown in Figure 8 [24]. The "modified" format is different from the IEEE's standard extension from a MAC-48 address to the EUI-64 identifier in the following two points:
• The universal/local bit is inverted.
• The inserted 16-bit value is 0xFFFE while 0xFFFF should be used for the standard extension. As the result of this section, IPv6 prefixes are at most 64 bit and this is very important in the Internet routers design. 
Summary of the IPv6 scalability
Considering the IPv6 address allocation policy and the length of the IPv6 prefixes, it's enough to divide the IPv6 addresses into 16, 16, 16, 16 , 64 bit in the proposed approach scalability. Note that the last part of this partitioning isn't useful in the lookup operation unless the IPv6 addresses instead of the IPv6 prefixes are stored in the IP lookup table; albeit this fact occurs very rarely. Therefore, only the 16 bit parts will take apart in the ranking. Now, it should be mentioned that the proposed approach will be tolerable after this change. The only part of this architecture which seems to be suspicious is the ranking memory modules. Note that the ISU is easy to adopt for the IPv6 partitioning and the operation of the MDU and the LSU are not different from the IPv4.
RMMs in IPv6
Since each part of the IPv6 addresses are 16 bit, so the counts of the numbers which are in a part will be 2 16 . Therefore, each RMM should have 2 16 rows. Also, considering 24 bits for each RMM row is enough in the IPv6 lookup tables, too. Equation (17) and equation (18) illustrate the capacity of each RMM and total capacity for all RMMs.
(17) (18) The received capacity in the above equation shows that it's feasible to implement the RMMs in this scheme, because the total capacity of RMMs is less than 1MByte.
Performance evaluation in IPv6
In the proposed IPv6 method, the insert and the withdrawal operations are not different with IPv4. But the lookup operation in IPv6 requires one more memory access rather than IPv4, this increment is related to the last 64 bit part. When IPv6 is stored in the IP lookup table instead of the IPv6 prefix, this access will be required.
The power consumption equations in IPv6 will be modified as follows:
) (21)
Experimental Results
In this section we present some exciting experimental results to prove the correctness of our proposed idea. We applied and analyzed real data, which is downloaded from [25] and process it in the new software which is called IP lookup analyzer. In the next subsection we explain more about this software.
IP lookup analyzer
IP lookup analyzer is a simple software program which is programmed by our team and is very useful to obtain some experimental results. Activities of this program summarize as follows:
• Processing the received raw data (Internet routers report files)
• Conversion of raw data to a relational 
Test bed: a real BGP table
In this subsection we present the specifications of a real BGP table which are obtained from AS65000 APNIC R&D report [25] . This report has been updated at Sun Aug 22 2010. Figure 9 shows the growth of the Active BGP entries (FIB) in this router from 1989 to present and table size metrics are presented in table 2. Table 4 indicates the following points:
• The number of IP Addresses which are examined by IP lookup analyzer is shown in the first row.
• The second row shows that in 76 percent of lookups, both methods must be started from the first part, in other word in these cases the first part is the best choice for starting lookup operation.
• The third row indicates EASTFILE is more intelligent than other technique in 24 percent of lookups because, it selects the best part instead of the first one for starting lookup operation.
• The forth row specifies that the maximum difference between these two methods for math lines number is 11502, in the first step of lookup operation. This difference can occur when 203.224.127.165 is looked up. Because the rank of 203 is 12612 but the minimum rank of these numbers is 1110. Indeed EASTFILE starts the lookup operation for this IP from the second part.
• The average difference of the match lines number between these two methods is 599. 13 which is shown in fifth row.
• Sixth and seventh rows of 
Conclusion and future work
The significantly increased IP lookup table rows and the address length of IPv6, pose a great challenge on wire-speed packet forwarding in high-end routing devices. In this paper, we propose a novel and intelligent IP lookup engine that based on TCAM. Our scheme is scalable for large IP lookup table and IPv6. We also develop an architecture named EASTFILE which is energy aware scalable TCAM based fast IP lookup engine. This architecture is very useful not only because of the decrease power consumption but also because of the power consumption bounding. This architecture needs the 5 memory accesses for IPv4 lookup and 6 memory accesses for IPv6 lookup in the worst, average and the best case. The experimental result shows that this approach decreases the power consumption approximately 74% rather than the referenced architecture and also decreases 46% number of match lines in the first step of lookup operation rather than the other multi level enabling techniques or simple partitioning technique. Therefore this architecture can be so fast, cost and power effective. The ongoing research of our team will cover: (1) further improving the power consumption with dynamic partitioning lookup table; (2) extending the propose scheme to support applications that require multi field searching such as packet classification; (3) improving the prefix generator algorithms such as Espresso-II.
